UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/550,950	09/28/2005	Takaji Numao	12480-000130/US	4086

30593 7590 06/04/2008

HARNESS, DICKEY & PIERCE, P.L.C.
P.O. BOX 8910
RESTON, VA 20195

EXAMINER	
MCCOMMAS, STUART S	
ART UNIT	PAPER NUMBER
2629	
MAIL DATE	DELIVERY MODE
06/04/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No.	Applicant(s)	
	10/550,950	NUMAO, TAKAJI	
	Examiner	Art Unit	
	Stuart McCommas	2629	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE *3* MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on *28 September 2005*.

2a)☐ This action is **FINAL**. 2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) *15-34* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *15-34* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☐ The drawing(s) filed on _____ is/are: a)☐ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12)☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☒ All b)☐ Some * c)☐ None of:

1.☒ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☒ Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date _____.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____.
5) ☐ Notice of Informal Patent Application
6) ☐ Other: _____.

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

> The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

2. Claims 17, 20, 22-23, 26 and 31-32 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claims 17, 22, 26 and 31 recite the limitation "each source driver circuit" in each of the claims. There is insufficient antecedent basis for this limitation in each of the claims.

Claim 20 recites the limitation "the source driver" in line 9. There is insufficient antecedent basis for this limitation in the claim.

Claims 23 and 32 recite the limitation "each of the source driver circuits" in line 3 of each of the claims. There is insufficient antecedent basis for this limitation in each of the claims.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 15-23 and 33-34 are rejected under 35 U.S.C. 103(a) as being unpatentable over Dawson et al. (United States Patent 6,229,506), hereinafter

referenced as Dawson, in view of Kimura (United States Patent Application 2004/0080474), hereinafter referenced as Kimura.

Regarding claim 15, Dawson discloses a display apparatus including a current driving light emitting element (OLED 380) and a driving transistor (365), the display apparatus comprising:

a first switching transistor (370) for connecting (i) a current control terminal of the driving transistor to (ii) a current output terminal of the driving transistor (column 4 lines 41-64; figure 3);

a first capacitor (Cs), connected to the current control terminal of the driving transistor (figure 3);

a second capacitor (Cc), having a first terminal connected to the current control terminal of the driving transistor (figure 3).

However Dawson fails to disclose a second switching transistor for connecting a second terminal of the second capacitor to the current output terminal of the driving transistor via a wire or a transistor and a third switching transistor for connecting the second terminal of the second capacitor to a predetermined voltage line.

Nonetheless, the examiner maintains that it was well known in the art to provide a second switching transistor for connecting a second terminal of the second capacitor to the current output terminal of the driving transistor via a wire or a transistor and a third switching transistor for connecting the second terminal of the second capacitor to a predetermined voltage line, as taught by Kimura.

In a similar field of endeavor Kimura discloses a second switching transistor (2207) for connecting a second terminal of the second capacitor (2211) to the current output terminal of the driving transistor (2208) via a wire or a transistor and a third switching transistor (2216) for connecting the second terminal of the second capacitor to a predetermined voltage line (paragraphs 156-161; figures 22A-22D; figures 23A-23B).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Dawson with Kimura by specifically providing a second switching transistor for connecting a second terminal of the second capacitor to the current output terminal of the driving transistor via a wire or a transistor and a third switching transistor for connecting the second terminal of the second capacitor to a predetermined voltage line for the purpose of countering degradation in the EL element and for precisely controlling current output of a transistor to improve the quality of the display (paragraph 157).

Regarding claim 16, Dawson and Kimura, the combination discloses everything as applied above, further Dawson discloses that during a first period within a current writing period of the driving transistor (365) the first switching transistor (370) connects the current control terminal to the current output terminal and during a second period within the current writing period the first switching transistor (360) disconnects the current control terminal from the current output terminal and during a readout period of the driving transistor the driving transistor supplies a current to the current light emitting element (column 4 lines 41-67; column 5 lines 1-31; figure 3), and Kimura discloses that during a first period within a current writing period of the driving transistor the third

switching transistor (2216) connects the second terminal to the predetermined voltage line (figure 22B) and that during a second period within the current writing period the third switching transistor (2216) disconnects the second terminal from the predetermined voltage line (figure 22C) and the second switching transistor (2207) connects the second terminal to the current output terminal (figure 22C) and during a readout period of the driving transistor the second switching transistor disconnects the second terminal from the current output terminal (paragraphs 156-161; figures 22A-22D; figures 23A-23B).

Regarding claim 17, Dawson and Kimura, the combination discloses everything as applied above, further Dawson discloses that the first capacitor (Cs), the second capacitor (Cc) and the first switching transistor (370) are provided in each pixel circuit (figure 3), and Kimura discloses that the second switching transistor (2207) and the third switching transistor (2216) are provided in each pixel circuit (figures 22A-22D; figures 23A-23B).

Regarding claim 18, Dawson and Kimura, the combination discloses everything as applied above, further Dawson discloses that the first capacitor (Cs), the second capacitor (Cc) and the first switching transistor (370) are provided in each pixel circuit (figure 3), and Kimura discloses that the second switching transistor (2207) and the third switching transistor (2216) are provided outside the pixel circuit which portion includes a source driver circuit (figures 22A-22D; figures 23A-23B).

Regarding claim 19, Dawson and Kimura, the combination discloses everything as applied above, further Dawson discloses that the light emitting element (380), the

first capacitor (Cs), and the driving transistor (365) are provided in each pixel circuit and a connecting wire for connecting the current control terminal of the driving transistor (365) to the first terminal of the second capacitor (figure 3), and Kimura discloses that the second capacitor (2211), the second switching transistor (2207) and the third switching transistor (2216) are provided outside the pixel circuit which portion includes a source driver circuit (figures 22A-22D; figures 23A-23B).

Regarding claim 20, Dawson and Kimura, the combination discloses everything as applied above, further Dawson discloses that the light emitting element (380), the first capacitor (Cs), and the driving transistor (365) are provided in the pixel circuit and that the first switching transistor (370) is provided outside the pixel circuit (figure 3), and Kimura discloses that the second capacitor (2211) is provided outside the pixel circuit and that the second switching transistor (2207) and the third switching transistor (2216) are provided as a part of the source driver circuit (figure 22B), and a connecting wire for connecting the second terminal of the second capacitor (2211) to the second switching transistor (2207) and the third switching transistor (figures 22A-22D; figures 23A-23B).

Regarding claim 21, Dawson and Kimura, the combination discloses everything as applied above, further Dawson discloses that the light emitting element (380), the first capacitor (Cs), the second capacitor (Cc), the driving transistor (365), and the first switching transistor (370) are provided in each pixel circuit (figure 3), and Kimura discloses that the second switching transistor (2207) and the third switching transistor (2216) are provided outside the pixel circuit, and a connecting wire for connecting the second terminal of the second capacitor (2211) to the current output terminal of the

driving transistor (figures 22A-22D; figures 23A-23B).

Regarding claim 22, Dawson and Kimura, the combination discloses everything as applied above, further Dawson discloses that the first capacitor (Cs), the second capacitor (Cc) and the first switching transistor (370) are provided in each pixel circuit (figure 3), and Kimura discloses that the second switching transistor (2207) and the third switching transistor (2216) are provided in each pixel circuit (figures 22A-22D; figures 23A-23B).

Regarding claim 23, Dawson and Kimura, the combination discloses everything as applied above, further Dawson discloses that the first capacitor (Cs), the second capacitor (Cc) and the first switching transistor (370) are provided as a source driving circuit (figure 3), and that each of the pixel circuits includes a transistor (375) for controlling a current that is to be supplied to the current driving light emitting element (figure 3), and Kimura discloses that the second switching transistor (2207) and the third switching transistor (2216) are provided in a source driving circuit (figures 22A-22D; figures 23A-23B).

Regarding claim 33, Dawson discloses a method for driving a display apparatus including a current driving light emitting element (380) and a driving transistor (365), the method comprising the steps of:

electrically connecting a current control terminal of the driving transistor to a first terminal of a first capacitor (figure 3);

electrically connecting, during a current writing period of the driving transistor, the first terminal of the first capacitor to a first terminal of a second capacitor (column 4 lines

41-67; column 5 lines 1-31; figure 3);

during a first period, electrically connecting the current control terminal of the driving transistor to a current output terminal of the driving transistor, and causing the first capacitor and the second capacitor to retain a current control terminal potential that the driving transistor has on this occasion (column 4 lines 41-67; column 5 lines 1-31; figure 3);

during a second period, correcting the current control terminal potential by disconnecting the current control terminal of the driving transistor from the current output terminal of the driving transistor and causing the first capacitor to retain the current control terminal potential that the driving transistor has on this occasion (column 4 lines 41-67; column 5 lines 1-31; figure 3);

controlling, during a current readout period of the driving transistor, an output current of the driving transistor with the use of the current control terminal potential, retained by the first capacitor, of the driving transistor (column 4 lines 41-67; column 5 lines 1-31; figure 3).

However Dawson fails to disclose during a first period, electrically connecting a second terminal of the second capacitor to a predetermined voltage line, and correcting the control terminal potential by changing electric connection of the second terminal of the second capacitor from the predetermined voltage line to the current output terminal of the driving transistor.

Nonetheless the examiner maintains that it was well known in the art to provide during a first period, electrically connecting a second terminal of the second capacitor to

a predetermined voltage line, and correcting the current control terminal potential by changing electric connection of the second terminal of the second capacitor from the predetermined voltage line to the current output terminal of the driving transistor, as taught by Kimura.

In a similar field of endeavor Kimura discloses during a first period, electrically connecting a second terminal of the second capacitor to a predetermined voltage line (figures 22A-22D), and correcting the current control terminal potential by changing the electric connection of the second terminal of the second capacitor (2211) from the predetermined voltage line to the current output terminal of the driving transistor (paragraphs 156-161; figures 22A-22D; figures 23A-23B).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Dawson with Kimura by specifically providing during a first period, electrically connecting a second terminal of the second capacitor to a predetermined voltage line, and by changing electric connection of the second terminal of the second capacitor from the predetermined voltage line to the current output terminal of the driving transistor for the purpose of countering degradation in the EL element and for precisely controlling current output of a transistor to improve the quality of the display (paragraph 157).

Regarding claim 34, Dawson and Kimura, the combination discloses everything as applied above, further Kimura discloses that during the second period, the electric connecting of the second terminal of the second capacitor (2211) to the current output terminal of the driving transistor (2208) is carried out before disconnecting the

predetermined voltage line from the second terminal of the second capacitor (figures 22A-22D; figures 23A-23B).

5. Claims 24-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kimura in view of Dawson.

Regarding claim 24, Kimura discloses a display apparatus including a current driving light emitting element (3215) and a driving transistor (3210), the display apparatus comprising:

a first switching transistor (3207) for connecting a current control terminal of the driving transistor to a current input terminal of the driving transistor (figure 32);

a second capacitor (3213), having a first terminal connected to the current control terminal of the driving transistor (figure 32);

a second switching transistor (2207) for connecting a second terminal of the second capacitor (2211) to the current input terminal of the driving transistor (2210) via a wire and a transistor and a third switching transistor (2216) for connecting the second terminal of the second capacitor to a predetermined voltage line (paragraphs 156-161; figures 22A-22D; figures 23A-23B).

However Dawson fails to disclose a first capacitor connected to the current control terminal of the driving transistor.

However the examiner maintains that it was well known in the art to provide a first capacitor connected to the current control terminal of the driving transistor, as taught by Dawson.

In a similar field of endeavor Dawson discloses a first capacitor (Cc) and a second capacitor (Cs) connected to the current control terminal of the driving transistor (figure 3).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Kimura with Dawson by specifically providing a first capacitor connected to the current control terminal of the driving transistor for the purpose of temporarily storing the data voltage and for storing voltage to compensate for threshold voltage variation to improve the quality of the display (column 1 lines 60-64).

Regarding claim 25, Kimura and Dawson, the combination discloses everything as applied above, further Kimura discloses that during a first period within a current writing period of the driving transistor (3210), the first switching transistor (3207) connects the current control terminal to the current input terminal (figure 32), and that the third switching transistor (2216) connects the second terminal to the predetermined voltage line (figure 22B), and that during a second period within the current writing period the first switching transistor (3207) disconnects the current control terminal from the current input terminal (figure 32) and the third switching transistor (2216) disconnects the second terminal from the predetermined voltage line (figure 22C) and the second switching transistor (2207) connects the second terminal to the current input terminal (figure 22C) and during a readout period of the driving transistor the second switching transistor (2207) disconnects the second terminal from the current input

terminal and the driving transistor (3210) supplies a current to the current light emitting element (paragraphs 156-161; figures 22A-22D; figures 23A-23B).

Regarding claim 26, Kimura and Dawson, the combination discloses everything as applied above, further Dawson discloses that the first capacitor (Cc) is provided in each pixel circuit (figure 3), and Kimura discloses that the second capacitor (3213), the first switching transistor (3207), the second switching transistor (2207) and the third switching transistor (2216) are provided in each pixel circuit (figures 22A-22D; figures 23A-23B; figure 32).

Regarding claim 27, Kimura and Dawson, the combination discloses everything as applied above, further Dawson discloses that the first capacitor (Cc) is provided in each pixel circuit (figure 3), and Kimura discloses that the second capacitor (3213) and the first switching transistor (3207) and the second switching transistor (2207) and the third switching transistor (2216) are provided outside the pixel circuit which portion includes a source driver circuit (figures 22A-22D; figures 23A-23B; figure 32).

Regarding claim 28, Kimura and Dawson, the combination discloses everything as applied above, further Dawson discloses that the first capacitor (Cc) is provided in each pixel circuit (figure 3), and Kimura discloses that the light emitting element (3215) and the driving transistor (3210) are provided in each pixel circuit, and a connecting wire for connecting the current control terminal of the driving transistor (3210) to the first terminal of the second capacitor (figure 32), and Kimura discloses that the second capacitor (3211), the second switching transistor (2207) and the third switching transistor (2216) are provided outside the pixel circuit which portion includes a source

driver circuit (figures 22A-22D; figures 23A-23B; figure 32).

Regarding claim 29, Kimura and Dawson, the combination discloses everything as applied above, further Dawson discloses that the first capacitor (Cc) is provided in each pixel circuit (figure 3), and Kimura discloses that the light emitting element (3215) and the driving transistor (3210) are provided in each pixel circuit (figure 32), and Kimura discloses that the second capacitor (2211) and the first switching transistor (3207) are provided outside the pixel circuit and that the second switching transistor (2207) and the third switching transistor (2216) are provided as a part of the source driver circuit (figure 22B; figure 32A), and a connecting wire for connecting the second terminal of the second capacitor (2211) to the second switching transistor (2207) and the third switching transistor (figures 22A-22D; figures 23A-23B).

Regarding claim 30, Kimura and Dawson, the combination discloses everything as applied above, further Dawson discloses that the first capacitor (Cc) is provided in each pixel circuit (figure 3), and Kimura discloses that the light emitting element (3215), the first switching transistor, the second capacitor (3213) and the driving transistor (3210) are provided in each pixel circuit (figure 32), and Kimura discloses that the second switching transistor (2207) and the third switching transistor (2216) are provided outside the pixel circuit, and a connecting wire for connecting the second terminal of the second capacitor (3213) to the current input terminal of the driving transistor (figures 22A-22D; figures 23A-23B).

Regarding claim 31, Kimura and Dawson, the combination discloses everything as applied above, further Dawson discloses that the first capacitor (Cc) is provided in

each pixel circuit (figure 3), and Kimura discloses that the second capacitor (3213), the first switching transistor (3207), the second switching transistor (2207) and the third switching transistor (2216) are provided in each pixel circuit (figures 22A-22D; figures 23A-23B; figure 32).

Regarding claim 32, Kimura and Dawson, the combination discloses everything as applied above, further Dawson discloses that the first capacitor (Cs) is provided as a source driving circuit (figure 3), and that each of the pixel circuits includes a transistor (375) for controlling a current that is to be supplied to the current driving light emitting element (figure 3), and Kimura discloses that the second capacitor (3213), the first switching transistor (3207), the second switching transistor (2207) and the third switching transistor (2216) are provided in a source driving circuit (figures 22A-22D; figures 23A-23B; figure 32).

Conclusion

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stuart McCommas whose telephone number is (571)270-3568. The examiner can normally be reached on Monday-Friday 9 AM to 5 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Alexander Eisen can be reached on (571)272-7687. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Stuart McCommas
Patent Examiner
Art Unit 2629

SSM

/Alexander Eisen/
Supervisory Patent Examiner, Art Unit 2629